OMB No. 0651-0011

INFORMATION DISCLOSURE CITATION

Atty. Docket No.	04329.3192	Application No.	10/726,678
Applicant	Hideshi MIYAJIMA et al.		
Filing Date	December 4, 2003	Group:	1765

U.S. PATENT DOCUMENTS

Examiner Initial*		Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS

		Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	
L.T.N-E.	Higashi, K. et al., "A Manufacturable Copper/Low-k SiOC/SiCN Process Technology for 90nm-node High Performance eDRAM", Proceeding of the IEEE2002 International Interconnect Technology Conference, pp. 15-17, (June 2002).
L.T.N-E.	Fayolle, M. et al., "Intergration of Cu/SiOC in Dual Damascene interconnect for 0.1μm technology using a new SiC material as dielectric barrier", Proceeding of the IEEE2002 International Interconnect Technology Conference, pp. 39-41, (June 2002).
L.T.N-E.	Kim, T.S. et al., " Intergration of Organosilicate Glasses (OSGs) In High Performance Copper Interconnects", Advanced Metallization Conference 2001, pp. 25-31, (October 2001)
L.T.N-E.	Fayolle, M. et al., "Overcoming resist poisoning issue during Si-O-C dielectric integration in Cu Dual Damascene interconnect for 0.1μm technology", pp. 509-513, (October 2001).
L.T.N-E.	Lin, J.C. et al., "Via First Dual Damascene Integration of nanoporous Ultra Low-k Material", IEEE2002 International Interconnect Technology Conference, pp. 48-50, (June 2002).

Examiner Lynette T. Umez-Eronini	Date Considered 12/16/2005

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO 1449 — Patent and Trademark Office - U.S. Department of Commerce